


11-2



COPYRIGHT © SSL. ALL RIGHTS RESERVED.
THIS DOCUMENT MAY NOT BE REPRODUCED IN
ANY FORM WITHOUT THE WRITTEN PERMISSION
OF SOLID STATE LOGIC.

REV	ISSUE	DATE	DETAILS
0	A	09 NOV 87	NEW DRAWING AM EL
0	B	15 DEC 87	* ADDED TO R8 R9 BC STEFF
1	A	20 MAR 90	ECO 4K/346 BC ECO 4K/347 R10 WAS LINK NOW 220R. STEFF
1	B	20 MAR 90	ECO 4K/365 NO CHANGE STEFF
2	A	20 MAR 90	ECO 4K/525 BC WIRE LINKS REPLACED STEFF
3	A	20 JULY 90	ECO 4K/554 BC PCB REV CD INTRODUCED STEFF
3	B	23 JAN 91	CLARIFICATION OF LAMP CIRCUITS AM M1

SHEET 1 OF 1

REF: T672A

A3

TITLE
SL672E/V/G & SL515
BUFFERED INPUT VU METER

DRG. NO.
T82315.71

Solid State Logic